How to make sure the 2-stage opamp is stable? How does the compensation work?
Analog Engineer Interview Questions
1,257 analog engineer interview questions shared by candidates
You have to design an LDO with an output voltage of 2V and a supply of 3.6. What is the problem and how do you solve it?
Sketch the voltage across a capacitor when charged by a constant current source
Explain why virtual short happen in opamp?
Q2: A pnp transistor with its base connected to a voltage source, the V source is connected to a +10V source. The emitter of the transistor is connected to a resistance, and then to the same +10V source. The collector side is connected to a capacitor, which is not charged at t=0-. Given the graph of Vsource = 10 V stepping up at t = 0 to further, draw the graph of Vout. Vout is between the point of collector and capacitor.
Solve the gain of a non-inverting op amp. Suppose the input to the op amp was a 2.5 VAC source with a 2.5 V DC offset. Alter the op amp so there is no offset on the output voltage.
How to convert from high impedance to low impedance?
What is an op amp
Experience using LABVIEW
What happens to an electrical system at its pole? Draw the bode plot of G(s)=w/(s+w).
Viewing 1 - 10 interview questions